-
Generation and Configuration of Functional Coverage and Verification IP for RISC-V Processor Verification
With over 1,000 instructions in the RISC-V ISA, functional coverage for a fully featured processor can need more than 100,000 lines of SystemVerilog. Presents a methodology for generating the functional coverage modules automatically.